

3-Mark Questions & Answers -- MPCA Module 4: Memory & Peripherals Interfacing

Q1. Explain the Control Word Register (CWR) format of 8255 PPI in I/O mode.

- * Bit D7 = 1: I/O Mode Set flag.

* Bit

Q2. Explain the DMA transfer cycle between 8257 and 8086 CPU.

1. Peripheral asserts DRQ to 8257.

2. 82

Q3. Explain 8259 cascading in Master-Slave mode.

- * One Master 8259 connects to up to 8 Slave 8259s via the 3-line Cascade Bus (CAS0, CAS1, CAS2).

* Inc